Demo entry 6359911

1

   

Submitted by anonymous on Apr 30, 2017 at 14:18
Language: verilog. Code size: 99 Bytes.

module compare(equal,a,b);
    input a,b;
    output equal;
    assign equal=(a==b)?1:0;
endmodule

This snippet took 0.00 seconds to highlight.

Back to the Entry List or Home.

Delete this entry (admin only).